

8GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM



Identification

DTM64389 1Gx64

8GB 2Rx8 PC3-12800U-11-11-B1

Performance range

Clock / Module Speed / CL-t_{RCD} -t_{RP}

800 MHz / PC3-12800 / 11-11-11 667 MHz / PC3-10600 / 10-10-10 667 MHz / PC3-10600 / 9-9-9 533 MHz / PC3-8500 / 8-8-8 533 MHz / PC3-8500 / 7-7-7 400 MHz / PC3-6400 / 6-6-6

Features

240-pin JEDEC-compliant DIMM, 133.35 mm wide by 30 mm high

Operating Voltage: 1.5 V ±0.075 V

I/O Type: SSTL 15

Data Transfer Rate: 12.8 Gigabytes/sec

Data Bursts: 8 and burst chop 4 mode

ZQ Calibration for Output Driver and On-Die Termination (ODT)

Programmable ODT / Dynamic ODT during Writes

Programmable CAS Latency: 6, 7, 8, 9, 10 and 11

Differential Data Strobe signals

SDRAM Addressing (Row/Col/Bank): 16/10/3

Fully RoHS Compliant

Description


DTM64389 is an Unbuffered 1Gx64 memory module, which conforms to JEDEC's DDR3, PC3-12800 standard. The assembly is Dual-Rank. Each Rank consists of eight 512Mx8 DDR3 SDRAMs. One 2K-bit EEPROM is used for Serial Presence Detect.


Both output driver strength and input termination impedance are programmable to maintain signal integrity on the I/O signals.

Pin Configuration	Pin Description
	= p

Front S	Side			Back S	ide			Name	Function
1 V _{REFDO}	31 DQ25	61 A2	91 DQ41	121 V _{SS}	151 V _{SS}	181 A1	211 V _{SS}	CB[7:0]	Data Check Bits
2 V _{SS}	32 V _{SS}	62 V _{DD}	92 V _{SS}	122 DQ4	152 DM3	182 V _{DD}	212 DM5	DQ[63:0]	Data Bits
3 DQ0	33 /DQS3	63 CK1	93 /DQS5	123 DQ5	153 NC	183 V _{DD}	213 NC	DQS[8:0], /DQS[8:0]	Differential Data Strobes
4 DQ1	34 DQS3	64 /CK1	94 DQS5	124 V _{SS}	154 V _{SS}	184 CK0	214 V _{SS}	DM[8:0]	Data Mask
5 V _{SS}	35 V _{SS}	65 V _{DD}	95 V _{SS}	125 DM0	155 DQ30	185 /CK0	215 DQ46	CK[1:0], /CK[1:0]	Differential Clock Inputs
6 /DQS0	36 DQ26	66 V _{DD}	96 DQ42	126 NC	156 DQ31	186 V _{DD}	216 DQ47	CKE[1:0]	Clock Enables
7 DQS0	37 DQ27	67 V _{REFCA}	97 DQ43	127 V _{SS}	157 V _{SS}	187 NC	217 V _{SS}	/CAS	Column Address Strobe
8 V _{SS}	38 V _{SS}	68 NC	98 V _{SS}	128 DQ6	158 CB4, NC*	188 A0	218 DQ52	/RAS	Row Address Strobe
9 DQ2	39 CB0, NC*	69 VDD	99 DQ48	129 DQ7	159 CB5, NC*	189 V _{DD}	219 DQ53	/S[3:0]	Chip Selects
10 DQ3	40 CB1, NC*	70 A10/AP	100 DQ49	130 V _{SS}	160 V _{SS}	190 BA1	220 V _{SS}	/WE	Write Enable
$11V_{SS}$	41 V _{SS}	71 BA0	101 V _{SS}	131 DQ12	161 DM8, NC*	191 V _{DD}	221 DM6	A[15:0]	Address Inputs
12 DQ8	42 /DQS8*	$72 V_{DD}$	102 /DQS6	132 DQ13	162 NC	192 /RAS	222 NC	BA[2:0]	Bank Addresses
13 DQ9	43 DQS8*	73 /WE	103 DQS6	133 V _{SS}	163 V _{SS}	193 /S0	223 V _{SS}	ODT[1:0]	On Die Termination Inputs
$14 V_{SS}$	44 V _{SS}	74 /CAS	104 V _{SS}	134 DM1	164 CB6, NC*	194 V _{DD}	224 DQ54	SA[2:0]	SPD Address
15 /DQS	45 CB2, NC*	75 V _{DD}	105 DQ50	135 NC	165 CB7, NC*	195 ODT0	225 DQ55	SCL	SPD Clock Input
16 DQS1	46 CB3, NC*	76/S1	106 DQ51	136 V _{SS}	166 V _{SS}	196 A13	226 V _{SS}	SDA	SPD Data Input/Output
$17 V_{SS}$	47 V _{SS}	77 ODT1	107 V _{SS}	137 DQ14	167 NC (TEST)	197 V _{DD}	227 DQ60	/RESET	Reset pin on DRAMs
18 DQ10	48 V _{TT}	$78 V_{DD}$	108 DQ56	138 DQ15	168/RESET	198 /S3, NC*	228 DQ61	A12/BC	Combination input: Addr12/Burst Chop
19 DQ11	49 V _{TT}	79/S2, NC*	109 DQ57	139 V _{SS}	169 CKE1	199 V _{SS}	229 V _{SS}	A10/AP	Combination input: Addr10/Auto-precharge
$20V_{SS}$	50 CKE0	80 V _{SS}	110 V _{SS}	140 DQ20	170 V _{DD}	200 DQ36	230 DM7	V_{SS}	Ground
21 DQ16	51 V _{DD}	81 DQ32	111 /DQS7	141 DQ21	171 A15	201 DQ37	231 NC	V_{DD}	Power
22 DQ17	52 BA2	82 DQ33	112 DQS7	142 V _{SS}	172 A14	202 V _{SS}	232 V _{SS}	V_{DDSPD}	SPD EEPROM Power
$23V_{SS}$	53 NC	83 V _{SS}	113 V _{SS}	143 DM2	173 V _{DD}	203 DM4	233 DQ62	V_{REFDQ}	Reference Voltage for DQ's
24 /DQS2	54 V _{DD}	84 /DQS4	114 DQ58	144 NC	174 A12/ /BC	204 NC	234 DQ63	V_{REFCA}	Reference Voltage for CA
25 DQS2	55 A11	85 DQS4	115 DQ59	145 V _{SS}	175 A9	205 V _{SS}	235 V _{SS}	V_{TT}	Termination Voltage
$26 V_{SS}$	56 A7	86 V _{SS}	116 V _{SS}	146 DQ22	176 V _{DD}	206 DQ38	236 V _{DDSPD}	NC	No Connection
27 DQ18	57 V _{DD}	87 DQ34	117 SA0	147 DQ23	177 A8	207 DQ39	237 SA1		
28 DQ19	58 A5	88 DQ35	118 SCL	148 V _{SS}	178 A6	208 V _{SS}	238 SDA		
$29V_{SS}$	59 A4	89 V _{SS}	119 SA2	149 DQ28	179 V _{DD}	209 DQ44	239 V _{SS}		
30 DQ24		90 DQ40	$120 V_{TT}$	150 DQ29	180 A3	210 DQ45	$240 V_{TT}$		
*	Not used								

Front view






Notes


Tolerances on all dimensions except where otherwise indicated are $\pm .13$ (.005).

All dimensions are expressed: millimeters [inches]

8GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM





All 15 OHMS
DQ[63:0] O—VV—O DQR[63:0]
DQS[7:0] O—VV—O DQRS[7:0]
/DQS[7:0] O—VV—O /DQRS[7:0]
DM[7:0] O—VV—O DMR[7:0]





 V_{DD}

GLOBAL SDRAM CONNECTS
















8GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

Absolute Maximum Ratings

(Note: Operation at or above Absolute Maximum Ratings can adversely affect module reliability.)

PARAMETER	Symbol	Minimum	Maximum	Unit
Temperature, non-Operating	T _{STORAGE}	-55	100	С
Ambient Temperature, Operating	T _A	0	70	С
DRAM Case Temperature, Operating	T _{CASE}	0	95	С
Voltage on V _{DD} relative to V _{SS}	V_{DD}	-0.4	1.975	V
Voltage on Any Pin relative to V _{SS}	V_{IN}, V_{OUT}	-0.4	1.975	V

Notes:

DRAM Operating Case Temperature above 85C requires 2X refresh.

Recommended DC Operating Conditions ($T_A = 0$ to 70 C, Voltage referenced to $V_{ss} = 0$ V)

PARAMETER	Symbol	Minimum	Typical	Maximum	Unit	Note
Power Supply Voltage	V_{DD}	1.425	1.5	1.575	V	
I/O Reference Voltage	V_{REFDQ}	0.49 V _{DD}	0.50 V _{DD}	0.51 V _{DD}	V	1
I/O Reference Voltage	V_{REFCA}	0.49 V _{DD}	0.50 V _{DD}	0.51 V _{DD}	V	1

Notes:

The value of V_{REF} is expected to equal one-half V_{DD} and to track variations in the V_{DD} DC level. Peak-to-peak noise on V_{REF} may not exceed $\pm 1\%$ of its DC value. For Reference $V_{DD}/2 \pm 15$ mV.

DC Input Logic Levels, Single-Ended ($T_A = 0$ to 70 C, Voltage referenced to $V_{ss} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit
Logical High (Logic 1)	$V_{IH(DC)}$	V _{REF} + 0.1	V_{DD}	V
Logical Low (Logic 0)	V _{IL(DC)}	V _{SS}	V _{REF} - 0.1	V

AC Input Logic Levels, Single-Ended ($T_A = 0$ to 70 C, Voltage referenced to $V_{ss} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit
Logical High (Logic 1)	V _{IH(AC)}	V _{REF} + 0.175	-	V
Logical Low (Logic 0)	V _{IL(AC)}	-	V _{REF} - 0.175	V



8GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

Differential Input Logic Levels ($T_A = 0$ to 70 C, Voltage referenced to $V_{ss} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit
Differential Input Logic High	$V_{IH.DIFF}$	+0.200	DC:V _{DD} AC:V _{DD} +0.4	V
Differential Input Logic Low	$V_{IL,DIFF}$	DC:V _{SS} AC:V _{SS} -0.4	-0.200	V
Differential Input Cross Point Voltage relative to VDD/2	V _{IX}	- 0.150	+ 0.150	V

Capacitance (T_A = 25 C, f = 100 MHz)

PARAMETER	Pin	Symbol	Minimum	Maximum	Unit
Input Capacitance, Clock	CK0, /CK0, CK1, /CK1	C _{CK}	8.6	13.4	pF
Input Capacitance, Address	BA[2:0], A[15:0], /RAS, /CAS, /WE	Cı	12	20.8	pF
Input Capacitance Control	/S[1:0], CKE[1:0], ODT[1:0]	Cı	6	10.4	pF
Input/Output Capacitance	DQ[63:0], DQS[7:0], /DQS[7:0], DM[7:0]	C _{DIO}	3	5	pF

DC Characteristics ($T_A = 0$ to 70 C, Voltage referenced to $V_{ss} = 0$ V)

PARAMETER	Symbol	Minimum	Maximum	Unit	Note
Input Leakage Current	I _{IL}	-16	+32	μΑ	1,2
(Any input 0 V < VIN < VDD)					
Output Leakage Current	I _{OL}	-10	+10	μΑ	2,3
(0V < VOUT < VDDQ)					

Notes:

- 1) All other pins not under test = 0 V
- 2) Values are shown per pin
- 3) DQ, DQS, DQS and ODT are disabled



8GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

 I_{DD} Specifications and Conditions ($T_A = 0$ to 70 C, Voltage referenced to $V_{ss} = 0$ V)

PARAMETER	Symbol	Test Condition	Max Value	Unit
Operating One Bank Active- Precharge Current	I _{DD} 0*	Operating current : One bank ACTIVATE-to-PRECHARGE	520	mA
Operating One Bank Active-Read- Precharge Current	I _{DD} 1*	Operating current : One bank ACTIVATE-to-READ-to-PRECHARGE	600	mA
Precharge Power- Down Current	I _{DD} 2P**	Precharge power down current: Fast exit	240	mA
Precharge Quiet Standby Current	I _{DD} 2Q**	Precharge quiet standby current	320	mA
Precharge Standby Current	I _{DD} 2N**	Precharge standby current	320	mA
Active Power-Down Current	I _{DD} 3P**	Active power-down current	320	mA
Active Standby Current	I _{DD} 3N**	Active standby current	400	mA
Operating Burst Write Current	I _{DD} 4W*	Burst write operating current	1040	mA
Operating Burst Read Current	I _{DD} 4R*	Burst read operating current	960	mA
Burst Refresh Current	I _{DD} 5**	Refresh current	1320	mA
Self Refresh Current	I _{DD} 6**	Self-refresh temperature current: MAX Tc = 85°C	240	mA
Operating Bank Interleave Read Current	I _{DD} 7**	All bank interleaved read current	1560	mA

^{*} One module rank in this operation, the other in IDD2P.
** All module ranks in this operation.



8GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

AC Operating Conditions

Ac operating conditions				
PARAMETER	Symbol	Min	Max	Unit
Internal read command to first data	t _{AA}	13.125	20	ns
CAS-to-CAS Command Delay	t _{CCD}	4	-	t _{CK}
Clock High Level Width	t _{CH(avg)}	0.47	0.53	t _{CK}
Clock Cycle Time	t _{CK}	1.25	1.5	ns
Clock Low Level Width	t _{CL(avg)}	0.47	0.53	tcĸ
Data Input Hold Time after DQS Strobe	t _{DH}	45	-	ps
DQ Input Pulse Width	t _{DIPW}	360	-	ps
DQS Output Access Time from Clock	t _{DQSCK}	-225	+225	ps
Write DQS High Level Width	t _{DQSH}	0.45	0.55	t _{CK(avg)}
Write DQS Low Level Width	t _{DQSL}	0.45	0.55	t _{CK(avg)}
DQS-Out Edge to Data-Out Edge Skew	t _{DQSQ}	-	100	ps
Data Input Setup Time Before DQS Strobe	t _{DS}	10	-	ps
DQS Falling Edge from Clock, Hold Time	t _{DSH}	0.18	-	t _{CK(avg)}
DQS Falling Edge to Clock, Setup Time	t _{DSS}	0.18	-	t _{CK(avg)}
Clock Half Period	t _{HP}	minimum of t_{CH} or t_{CL}	-	ns
Address and Command Hold Time after Clock	t _{IH}	120	-	ps
Address and Command Setup Time before Clock	t _{IS}	45	-	ps
Load Mode Command Cycle Time	t_{MRD}	4	-	t _{CK}
DQ-to-DQS Hold	t _{QH}	0.38	-	t _{CK(avg)}
Active-to-Precharge Time	t _{RAS}	35	9*t _{REFI}	ns
Active-to-Active / Auto Refresh Time	t _{RC}	48.125	-	ns
RAS-to-CAS Delay	t _{RCD}	13.125	-	ns
Average Periodic Refresh Interval 0° C < T _{CASE} < 85° C	t _{REFI}	-	7.8	μs
Average Periodic Refresh Interval 0° C ≤ T _{CASE} < 95° C	t _{REFI}	-	3.9	μs
Auto Refresh Row Cycle Time	t _{RFC}	260	-	ns
Row Precharge Time	t _{RP}	13.125	-	ns
Read DQS Preamble Time	t _{RPRE}	0.9	Note-1	t _{CK(avg)}
Read DQS Postamble Time	t _{RPST}	0.3	Note-2	t _{CK(avg)}
Row Active to Row Active Delay	t _{RRD}	Max(4nCK, 6ns)	-	ns
Internal Read to Precharge Command Delay	t _{RTP}	Max(4nCK, 7.5ns)	-	ns
Write DQS Preamble Setup Time	t _{WPRE}	0.9	-	t _{CK(avg)}
Write DQS Postamble Time	t _{WPST}	0.3	-	t _{CK(avg)}
Write Recovery Time	t _{WR}	15	-	ns
Internal Write to Read Command Delay	t_{WTR}	Max(4nCK, 7.5ns)	-	ns
NOTOC:				

Notes:

- The maximum preamble is bound by tLZDQS(min). The maximum postamble is bound by tHZDQS(max)



8GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

SERIAL PRESENCE DETECT MATRIX

Byte#	Function.	Value	Hex			
	Number of Bytes Used / Number of Bytes in SPD Device / CRC Cover	erage.				
0	Bit 3 ~ Bit 0. SPD Bytes Used -	176	0x92			
	Bit 6 ~ Bit 4. SPD Bytes Total -	256	0,02			
	Bit 7. CRC Coverage -	Bytes 0-116				
1	SPD Revision.	Rev. 1.1	0x11			
2	Key Byte / DRAM Device Type.	DDR3 SDRAM	0x0B			
	Key Byte / Module Type.					
3	Bit 3 ~ Bit 0. Module Type -	UDIMM	0x02			
	Bit 7 ~ Bit 4. Reserved -	0				
	SDRAM Density and Banks.					
4	Bit 3 ~ Bit 0. Total SDRAM capacity, in megabits -	4Gb	0.04			
4	Bit 6 ~ Bit 4. Bank Address Bits -	8 banks	0x04			
	Bit 7. Reserved -	0	1			
	SDRAM Addressing.					
_	Bit 2 ~ Bit 0. Column Address Bits -	10	0.04			
5	Bit 5 ~ Bit 3. Row Address Bits -	16	0x21			
	Bit 7, 6. Reserved	0				
	Module Nominal Voltage, VDD.	<u> </u>				
	Bit 0. NOT 1.5 V operable -					
	Bit 1. 1.35 V operable -					
	Bit 2. 1.2X V operable -					
6	Bit 3. Reserved -		0x00			
	Bit 4. Reserved -					
	Bit 5. Reserved -					
	Bit 6. Reserved -					
	Bit 7. Reserved -					
	Module Organization.					
7	Bit 2 ~ Bit 0. SDRAM Device Width -	8-Bits	0x09			
,	Bit 5 ~ Bit 3. Number of Ranks -	2-Rank	0703			
	Bit 7, 6. Reserved	0				
	Module Memory Bus Width.					
0	Bit 2 ~ Bit 0. Primary bus width, in bits -	64-Bits	0,00			
8	Bit 4, Bit 3. Bus width extension, in bits -	0-Bits	0x03			
	Bit 7 ~ Bit 5. Reserved - 0					
	Fine Timehase (FTR) Dividend / Divisor					
9	Fine Timebase (FTB) Dividend / Divisor. Bit 3 ~ Bit 0. Fine Timebase (FTB) Divisor 1					
	Bit 7 ~ Bit 4. Fine Timebase (FTB) Dividend	1				
40	2 2	1 (MTB =	0.04			
10	Medium Timebase (MTB) Dividend.	0.125ns)	0x01			



8GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

11	Medium Timebase (MTB) Divisor.	8 (MTB = 0.125ns)	0x08	
12	SDRAM Minimum Cycle Time (tCKmin).	1.25ns	0x0A	
13	Reserved.	UNUSED	0x00	
	CAS Latencies Supported, Least Significant Byte.			
	Bit 0. CL = 4 -			
14	Bit 1. CL = 5 -		0xFC	
	Bit 2. CL = 6 -	X		
	Bit 3. CL = 7 -	X		
	Bit 4. CL = 8 - Bit 5. CL = 9 -	X		
	Bit 6. CL = 9 -	X		
	Bit 7. CL = 11 -	X		
	CAS Latencies Supported, Most Significant Byte. Bit 0. CL = 12 -		-	
	Bit 1. CL = 13 -			
	Bit 2. CL =14 -			
15	Bit 3. CL = 15 -		0x00	
	Bit 4. CL = 16 -		- - -	
	Bit 5. CL = 17 -			
	Bit 6. CL = 18 -			
	Bit 7. Reserved.			
16	Minimum CAS Latency Time (tAAmin).	13.125ns	0x69	
17	Minimum Write Recovery Time (tWRmin).	15.0ns	0x78	
18	Minimum RAS# to CAS# Delay Time (tRCDmin).	13.125ns	0x69	
19	Minimum Row Active to Row Active Delay Time (tRRDmin).	6.0ns	0x30	
20	Minimum Row Precharge Delay Time (tRPmin).	13.125ns	0x69	
	er Nibbles for tRAS and tRC.			
21	Bit 3 ~ Bit 0. tRAS Most Significant Nibble -	1	0x11	
		Bit 7 ~ Bit 4. tRC Most Significant Nibble - 1		
22	Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte.	35.0ns	0x18	
23	Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte.	48.125ns	0x81	
24	Minimum Refresh Recovery Delay Time (tRFCmin), Least Significant Byte.	260.0ns	0x20	
25	Minimum Refresh Recovery Delay Time (tRFCmin), Most Significant Byte.	260.0ns	0x08	
26	Minimum Internal Write to Read Command Delay Time (tWTRmin).	7.5ns	0x3C	
27	Minimum Internal Read to Precharge Command Delay Time (tRTPmin).	7.5ns	0x3C	
	Upper Nibble for tFAW.			
28	Bit 3 ~ Bit 0. tFAW Most Significant Nibble -	0	0x00	
	Bit 7 ~ Bit 4. Reserved -	0		



8GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

29	Minimum Four Activate Window Delay Time (tFAWmin), Least Significant Byte.	30.0ns	0xF0	
30	SDRAM Optional Features.			
	Bit 0. RZQ / 6 -	Х		
	Bit 1. RZQ / 7 -	X	0x83	
	Bit 2. Reserved -			
	Bit 3. Reserved -			
	Bit 4. Reserved -			
	Bit 5. Reserved -			
	Bit 6. Reserved - Bit 7. DLL-Off Mode Support -	Х		
	<u> </u>	^		
	SDRAM Drivers Supported.	V		
	Extended Temperature Range - Extended Temperature Refresh Rate -	Х	0x05	
	Auto Self Refresh (ASR) -	X		
31	On-die Thermal Sensor (ODTS) Readout -	^		
	Reserved -			
	Reserved -			
	Reserved -			
	Partial Array Self Refresh (PASR) -			
	Module Thermal Sensor.			
32	Bit 6 ~ Bit 0. Thermal Sensor Accuracy -	0	0x00	
	Bit 7. Thermal Sensor -	No TS		
	SDRAM Device Type.			
	Bit 1 ~ Bit 0. Signal Loading -	Not specified		
	Bit 3 ~ Bit 2. Reserved. 0-Undefined -	0		
	Bit 6 ~ Bit 4. Die Count	Not specified		
33	Bit 7. SDRAM Device Type -	Std Mono	0x00	
34	Fine Offset for SDRAM Minimum Cycle Time (tCKmin) -	UNUSED	0x00	
35	Fine Offset for Minimum CAS Latency Time (tAAmin) -	UNUSED	0x00	
36,37	Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin) -	UNUSED	0x00	
38	Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin) -	UNUSED	0x00	
39-59	Reserved	UNUSED	0x00	
	Module Nominal Height.			
60	Bit 4 ~ Bit 0. Module Nominal Height max, in mm -	29 <h<=30< td=""><td>0x0F</td></h<=30<>	0x0F	
	Bit 7 ~ Bit5. Reserved -	0		
	Module Maximum Thickness.			
61	Bit 3 ~ Bit 0. Front, in mm (baseline thickness = 1 mm) -	1 <th<=2< td=""><td>0x11</td></th<=2<>	0x11	
	Bit 7 ~ Bit 4. Back, in mm (baseline thickness = 1 mm) -	1 <th<=2< td=""><td>1</td></th<=2<>	1	
62	Reference Raw Card Used.		1	
	Bit 4 ~ Bit 0. Reference Raw Card -	R/C B	0x01	
	Bit 6, Bit 5. Reference Raw Card Revision -	Rev.0		
	Bit 7. Reference Raw Card Extension -	A-AL		



8GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM

	Address Mapping from Edge Connector to DRAM.		
63	Bit 0. Rank 1 Mapping (Registered DIMM - Reserved) - Mirrored		0x01
	Bit 7 ~ Bit 1. Reserved - 0		
64-116	Module-Specific Section	UNUSED	0x00
117	Module Manufacturer ID Code, Least Significant Byte	DATARAM	0x01
118	Module Manufacturer ID Code, Most Significant Byte	DATARAM	0x91
119	Module Manufacturing Location		0x00
120,121	Module Manufacturing Date		0x20
122- 125	Module Serial Number		0x23
126	Cyclical Redundancy Code (CRC).	CRC	0xD6
127	Cyclical Redundancy Code (CRC).	CRC	0xD1
128- 131	Module Part Number		0x20
132	Module Part Number	D	0x44
133	Module Part Number	Α	0x41
134	Module Part Number	Т	0x54
135	Module Part Number	Α	0x41
136	Module Part Number	R	0x52
137	Module Part Number	Α	0x41
138	Module Part Number	M	0x4D
139	Module Part Number		0x20
140	Module Part Number	6	0x36
141	Module Part Number	4	0x34
142	Module Part Number	3	0x33
143	Module Part Number	8	0x38
144	Module Part Number	9	0x39
145	Module Part Number		0x20
146	Module Revision Code		0x20
147	Module Revision Code	UNUSED	0x00
148	DRAM Manufacturer ID Code, Least Significant Byte	UNUSED	0x00
149	DRAM Manufacturer ID Code, Most Significant Byte	UNUSED	0x00
150- 175	Manufacturer's Specific Data	UNUSED	0x00
176- 255	Open for customer use	UNUSED	0x00

Note: Values are subject to change based on DRAM vendor.



8GB - 240-Pin 2Rx8 Unbuffered Non-ECC DDR3 DIMM



DATARAM CORPORATION, USA Corporate Headquarters, P.O. Box 7528, Princeton, NJ 08543-7528; Voice: 609-799-0071, Fax: 609-799-6734; www.dataram.com

All rights reserved.

The information contained in this document has been carefully checked and is believed to be reliable. However, Dataram assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Dataram.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Dataram.